

Drawing Package Supplement

to

ASTEROIDS DELUXE™


Operation, Maintenance and Service Manual

Contents of this Drawing Package

Game Wiring Diagram, Coin Door and Power Supply	Sheet 1, Side A
Microprocessor	Sheet 1, Side B
Video Generator	Sheet 2, Side A
Switch Inputs, Coin Counter, LED and Audio Outputs	Sheet 2, Side B


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.






 A Warner Communications Company

© 1981 Atari, Inc.



ASTEROIDS DELUXE™ WIRING DIAGRAM (036687-01 A)



U.S. COIN DOOR SCHE




HEMATIC (034988-01)



NOTE
 ⚠ NECESSARY WITH COIN DOORS USING TWO DIFFERENT DENOMINATIONS.

BRITISH-MADE COIN DOOR SCHEMATIC (037050-01 A)

INTERNATIONAL X-Y POWER SUPPLY WIRING DIAGRAM (035887-01) A




AC IN


NOTES

⚠ POWER CORD ASSY. COLORS AS SHOWN AS FOLLOWS: ONE GREEN WIRE (GN), ONE WHITE WIRE (NEUTRAL)

A)



U.S. X-Y POWER SUPPLY WIRING DIAG



MAY HAVE WIRE OR WIRE COLORS BLACK WIRE (AC), GND) AND ONE (L).

J2 TO ON/OFF & INTERLOCK SWITCHES

RAM (036352-01 A)

JS		
OR	1	10.6 VDC
OR	2	10.6 VDC
OR	3	10.6 VDC
V	4	GND
V	5	GND
R	6	} 36 VAC CT
R	7	
Y	8	} 6.1 VAC
Y	9	
BN	10	} 60 VAC CT
GY/BN	11	
BN/W	12	
BU	13	} 60 VAC CT
GY/BU	14	
BU/W	15	

REGULATOR/AUDIO I PCB SCHEMATIC (0344)

Regulator/Audio I PCB

The Regulator/Audio I PCB has the dual functions of regulating the +5 VDC logic power to the game PCB and amplifying the audio from the game PCB.

Regulator Circuit

The regulator consists of voltage regulator Q1, current source power transistor Q3 and Q3's bias transistor Q2. The regulator accurately regulates the logic power input to the game PCB by monitoring the voltage through high-impedance inputs +SENSE and -SENSE. The inputs are directly from the +5 VDC and ground inputs to the game PCB. Therefore, the regulator regulates the voltage on the game PCB. This eliminates a reduced voltage due to IR buildup on the wire harness between the regulator and the game PCB. Variable resistor R8 is adjusted for the +5 VDC on the game PCB. Once adjusted, the voltage at the input of the game PCB will remain constant at this voltage.


Regulator Adjustment

1. Connect a voltmeter between +5 V and GND test points of the game PCB.
2. Adjust variable resistor R8 on the Regulator/Audio I PCB for +5 VDC reading on the voltmeter.
3. Connect a voltmeter between +5 V REG and GND on the Regulator/Audio I PCB. Voltage reading must not be greater than +5.5 VDC. If greater, try cleaning edge connectors on both the game PCB and the Regulator/Audio I PCB.
4. If cleaning PCB edge connectors doesn't decrease voltage difference, connect minus lead of voltmeter to GND test point of Regulator/Audio I PCB and plus lead to GND test point of game PCB. Note the voltage.

Now connect minus lead of voltmeter to +5 REG test point on Regulator/Audio I PCB and plus lead to +5 V test point on game PCB. From this you can see which harness circuit is dropping the voltage. Troubleshoot the appropriate harness wire or harness connector.


Audio Circuit

The audio circuit contains two independent audio amplifiers. Each amplifier consists of a TDA2002AV amplifier with a gain of ten.



es a test point

1	1	0	0	R	Program ROM
1	1	0	1	R	Program ROM
1	1	1	0	R	Program ROM
1	1	1	1	R	Program ROM



The High Score Memory circuit consists of an erasable reprogrammable ROM N9, latches L9, P9, N10 buffer M9, and timer N11.

N11 produces a 12KHz 0-15V squarewave. This signal when + 15, forward biases diode CR4 and allows capacitor C50 to charge th -29V. When it's 0V, CR4 is then cut-off and CR3 is forward biased which causes C49 to develop a charge. C49 charges to approximately -28V. This is the potential required for EAROM N9 to operate.

The MPU addresses the EAROM (AB0-AB5) via latch N10, when EAADDRL goes high, and data is latched into the EAROM on DB0-DB7 through latch L9.


The function of the EAROM (read, write or erase) is determined by the MPU on data lines DB0-DB3. Latch D9 receives a high EACONTROL signal from the MPU address decoder and function data is passed to the EAROM.

Data in the EAROM is read by the MPU when the EAREAD is addressed by the MPU after a reset pulse or during self-test.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.





Sheet 1, Side B
ASTEROIDS DELUXE™
Microprocessor
Section of 036471-02 C



AM8304 B INSTEAD OF 74LS245.

RAM		
6000		1
6800		1
7000		1
7800		1

HIGH SCORE CIRCUITRY




Temporary storage space for
 led when ZPAGE (Zero
 When R/WB (from the
 stores the data byte in
 the location addressed
 us (AB0 thru AB7). When
 J reads the stored data
 location.

, when low, has the ef-
 es 2 and 3 within the
 ater programming flex-

Power is disabled by RESET. During Self-Test, the NMI is disabled by TEST.


NOTE:
 Either a 74LS245 or an AM8304B may be used at location E2. Pin numbers not enclosed in parentheses are for 74LS245. Pin numbers in parentheses are for an AM8304B.





ROM/PROM CIRCUITRY

FROM SWITCH INPUTS
 SHEET 2, SIDE B

Program memory for the Asteroids Deluxe™ game is contained in three ROMs.



RAM CIRCUITRY






The RAM is the temporary memory for the MPU and is enabled when the Page enable (PE) signal (pin 12) is low. When the PE signal is high, the RAM stores the MPU output (DB0 thru DB7) at the address specified by the MPU address bus (AB0 thru AB9). When R/WB is high, the MPU reads the byte at the addressed location.

The signal RAMSEL, which is the output of the AND gate (N4, LS00), is the effect of swapping pages in the RAM. This allows greater flexibility.


MPU CIRCUITRY

of crystal Y1 and associated in-
B3. Counters C3 and B3 count the
the frequencies necessary for the




COUNTER

(non-maskable interrupt) counter causes an interrupt
out of the MPU every 4 msec. The interrupt is derived
KHz by a factor of 12 through counter C4. The inter-
when pin 6 of inverter B4 goes low. During power-up,
ter is disabled by RESET. During Self-Test, the NMI
y TEST.




NOTE:

Either a 74LS245 or an AM8304B may be used at
pin 21. Pin numbers not enclosed in paren-



CLOCK CIRCUIT




The clock circuit consists of two inverters, two resistors, and a crystal. The crystal frequency is divided down to the 1.5 MHz frequency required for the Asteroids Deluxe™ game.

NOTE:

The MPU in this game operates at a frequency of 1.5 MHz. Therefore the MPU chip must be the 6502A. The 6502's maximum frequency is 1 MHz and is not compatible with this game.

POWER RESET AND WATCHDOG COUNTER



During initial power-up, the delayed charging of capacitor C22 causes a preset of flip-flop D3 and a clear of counter D4. This results in holding RESET input to the MPU low. When the charge of C22 reaches about 1.5 VDC, preset and clear inputs are removed. Counter D4 counts to 128 at 3-KHz rate, and RESET is removed (goes high) from the input of the MPU. This allows the logic power input to the PCB to stabilize before allowing the MPU to begin its initialization routine.



If the MPU program is operating properly, the MPU address decoding circuitry will output the WDCLR (Watchdog clear) signal at predetermined intervals. This serves to clear counter D4 before it counts up to the state that will create the RESET condition. If the MPU program strays from its intended sequence and does not output the WDCLR signal, counter D4 will count up to the RESET state and cause the MPU to return to its initialization routine.

NMI CO

The NMI (non-maskable interrupt) is generated at the NMI input by dividing 3 MHz by 3. The interrupt occurs when the NMI counter is disabled by

Denotes a test point

VECTOR TIMER




The purpose of the vector timer is to time out the length of interval when the X- and Y-position counters are actually drawing the vector, STOP is high. This prevents the vector-generator state machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, STOP goes low, allowing the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F5, decoder E6, latch M6, address M5, and counters B6, C6, and D6. M6 contains a scale factor which is added in M5 to the four timer signals. If TIMER0 thru TIMER3 inputs are any state but all high, decoder E6 directly decodes the sum and loads the decoded low into one of the counters. When GO goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time STOP goes low and clears the GO flip-flop of the state machine.

If the TIMER signals are all high, ALPHANUM goes low and data signals DVX11 and DVY11 are decoded by decoder E6. This is added to the scale factor and loaded into the counters.

The X- and Y-position counters are a 12-bit down/up counters (F10), and associated (F10), and associated counters is a 12-bit position of the beam on left side of the screen increasing or decreasing state machine decoder of using that one of two ways. The state machine number from the "jump" to a new position, the beam appearing on the state generator.

PROGRAM COUNTER





Counters F4, H4 and J4 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.

The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program counter from the vector generator memory via data latches F6 and H6 and buffers H5 and J5.


The program counter may also be preset to "return" to a previous address which it had stored in its "stack". The stack consists of register files F3, H3, & J3, and down/up counter K4. The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when DMAPUSH is low. Immediately after information is written into the stack, counter K4 increments one count. Immediately before loading the program counter from the stack, counter K5 decrements one count.

STATE MACHINE



FROM
MICROCOMPUTER
SHEET 1, SIDE B

VECTOR GENERATOR MEMORY ADDRESS SELECTOR




The address selector consists of multiplexers F2, H2, J2 and K2. When \overline{VMEM} is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, \overline{BUFFEN} is from $\phi 2$ and \overline{VW} (vector generator write) is low when $\phi 2$ and R/\overline{WB} are both low. When \overline{VMEM} is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, \overline{BUFFEN} and \overline{VW} are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K2.

Address decoder L2 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector-generator memory.


This address-selecting arrangement allows the game MPU to access the vector-generator memory, i.e., write data into the vector-generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector-generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR


GENERATOR RAM



VECTOR GENERATOR DATA BUFFER




VECTOR GENERATOR ROM




The latch are th

Latch of the vector LATCH clear Latch




OR

TO/FROM
MPU DATA BUS
SHEET 1, SIDE B




VECTOR GENERATOR MEMORY DATA LATCHES





The data latches consist of latch 0 (H6), latch 1 (F6), latch 2 (J6), and latch 3 (K6). Inputs DDMA0 thru DDMA7 are the data outputs from the vector-generator memory.


Latches 0 thru 2 are directly clocked by the rising edge of the LATCH0, LATCH1, and LATCH2 outputs from the vector generator's state machine. Latch 3 is clocked by LATCH3 or by LATCH0, if ALPHANUM is low. Latch 0 is cleared when RESET, DMAGO, or ALPHANUM goes low. Latch 1 is cleared by ALPHANUM.




Denotes a test point
denotes change by indicated revision




* The circuitry within the dotted lines is optional circuitry for DAC 6012 at positions B11 and D11.



generate random noise. This noise is heard when the ship is





The EXPLODE sound is heard when any object explodes. Noise is sampled at a frequency determined by P7, and control bits EXPITCH0 and EXPITCH1. Changing the sampling rate changes the pitch of the explosion. The noise is amplitude-modulated in R6 by EXPAUD0-EXPAUD3.



- 12 EXPAUD0
- 11 EXPAUD1
- 10 EXPAUD2
- 9 EXPAUD3
- 8 EXPITCH1
- 7 EXPITCH0

INPUTS

PLAYER INPUT CIRCUITRY




⬠ Denotes a test point

DIAG STEP (diagnostic step), 3 KHz, SELF-TEST SLAM, HALT, FIRE, and SHIELDS inputs are read by the MPU when $\overline{\text{SINP0}}$ (switch input zero enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on DB7. Switch inputs are active when pulled to ground. DIAG STEP, 3 KHz, and SELF-TEST are signals read by the MPU to initiate and control the game's self-test procedure. SLAM is a signal read by the MPU to indicate the status of the anti-slam switch mounted on the coin door. The MPU reads HALT to determine the state of the vector generator.

The coin door and some control panel switches are read by the MPU when $\overline{\text{SINP1}}$ (switch input one enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on data line DB7. Switch inputs are "on" when pulled to ground.

OPTIONS INPUT CIRCUITRY



The game option switches are read by the MPU when $\overline{\text{OPTS}}$ (option switch enable) is low. Switch toggles to be read are selected by AB0 and AB1 from the MPU. Switch toggles 1, 3, 5 and 7 are read on data line DB0 and toggles 2, 4, 6 and 8 are read on DB1. Toggle inputs are "on" when pulled to ground.


OUTPUTS

The Custom Audio chip M7/8 generates most of the sounds for Asteroids Deluxe™.

$\overline{R/\overline{W}}$ determines the direction of data flow (DB0-DB7) as addressed by AB0-AB3. When $\overline{R/\overline{W}}$ is high, the MPU reads the input data from DIP switch L8. When $\overline{R/\overline{W}}$ is low, the MPU writes the audio I/O instruction for an output.



The $\Phi 2$ input from the MPU is the operating frequency for the audio I/O chip and sets the timing for data bus lines DB0-DB7.

When PKYDCD, AB10, and AB11 are high and AB6 is low, a chip select pulse is gated to the audio I/O chip. This pulse prepares the audio I/O for operation.



Denotes a

This circuit consists of coin counter drivers Q8, Q9, Q10 and data latch M10, clocked by the micro-computer's address decoder. When the input to a driver is clocked high, its collector goes low, grounding the return of the coin counter in the coin door. When START1 or START2 is clocked low, it grounds the START LEDs in the control panel.



The video-output circuit consists of three individual circuits: X-axis, Y-axis, and Z-axis. The X-axis and Y-axis video-output circuits each consist of a digital-to-analog converter (DAC), current-to-voltage converter, two sample and holds, and amplifier. The Z-axis video-output circuit consists of a shift register and a summer.

X and Y Outputs

The DACs (D11 and B11) each receive binary numbers from the vector generator's position counter outputs. These numbers represent the location of the beam on the monitor. For the non-inverted X axis, the numbers range from 0 to 1023, where 0 is at the far left of the monitor screen, 512 is at the center, and 1023 is at the far right. For the non-inverted Y axis, the numbers range from 128 to 996, where 128 is at the bottom of the monitor screen, 512 is at the center, and 996 is at the top. When the X axis and Y axis are inverted, the monitor picture is turned upside down. This is used for a two-player cocktail game.

The DACs convert these binary number inputs to current outputs. The DACs' current outputs are applied to the pin-6 inputs of current-to-voltage converters C12 and A12.

From the current-to-voltage converters, the signal is fed to two sample-and-hold circuits: One is non-inverted and the other is inverted. The non-inverted sample and hold consists of one stage of analog switch D12 and capacitor C89 for the X axis, and B12 and C109 for the Y axis. The inverting sample and hold consists of inverter E12, one stage of analog switch D12, and capacitor C88 for the X axis and B/C12, B12 and C110 for the Y axis.

The sample-and-hold circuits are controlled by SHCON (sample and hold control). SHCON is derived by gating 3 MHz from the microcomputer clock circuitry and VGCK* from the vector generator's state generator. The result of these inputs insures that the non-inverted and inverted analog signals that are applied to the analog switches have sufficiently stabilized before being applied to the sample-and-hold capacitors.

The output swing of SHCON is -8 to +8 VDC. When SHCON is high, the voltage charges or discharges the sample-and-hold capacitors to the X and Y analog voltage value. The voltages are then applied to the inputs of the second analog switch. These switches select either the non-inverted or inverted X-axis and Y-axis outputs. The outputs are then amplified by the second stages of C12 and A12 for an impedance-matched output to the X and Y inputs to the monitor. Since the monitor doesn't have field-adjustable X and Y gains, the gains are adjustable by variable resistors R120 and R126.

Z Output

The Z-axis video output receives six inputs. BVLD (beam valid), from the output of the vector generator's position counters, tells the Z axis to draw the line. BLANK (vector line blank), from the vector generator's state machine, tells the Z axis to stop drawing a line. SCALE0 thru SCALE3 (grey-level shading scale), from the output of the vector generator's data latch, tells the Z axis the grey-level shading of the line that is being drawn on the monitor.

When BVLD and BLANK are both high, a high is clocked through shift register K9 that turns transistor Q3 off. This allows the scale inputs to be passed through transistor Q2. When BLANK goes low, a low is clocked through K9, transistor Q3 turns on, and the signal is grounded at the base of transistor Q2.

