National Semiconductor

# DP5380 Asynchronous SCSI Interface (ASI)

# **General Description**

The DP5380 ASI is a CMOS device designed to provide a low cost, high performance Small Computer Systems Interface. It complies with the ANS X3.131-1986 SCSI standard as defined by the ANSI X3T9.2 committee. It can act as both INITIATOR and TARGET, making it suitable for any application. The ASI supports selection, reselection, arbitration and all other bus phases. High-current open-drain drivers on chip reduce application chip count by interfacing direct to the SCSI bus. An on-chip oscillator provides all timing delays.

The DP5380 is pin and program compatible with the NMOS NCR5380 device. NCR5380 or AM5380 applications can use it with no changes to hardware or software. The DP5380 is available in a 40-pin DIP or a 44-pin PCC.

The ASI is intended to be used in a microprocessor based application, and achieves maximum performance with a DMA controller. The device is controlled by reading and writing several internal registers. A standard non-multiplexed address and data bus easily fits any µP environment. Data transfers can be performed by programmed-I/O, pseudo-DMA or via a DMA controller. The ASI easily interfaces to a DMA controller using normal or Block Mode. The ASI can be used in either a polled or interrupt-driven environment.

# Features

# SCSI Interface

- Supports TARGET and INITIATOR roles
- Parity generation with optional checking
- Arbitration support
- Direct control/monitoring of all SCSI signals
- High current outputs drive SCSI bus directly
- Easter and improved timing
- Very low SCSI bus loading

# $\mu$ P Interface

- Memory or I/O-mapped control transfers
- Programmed-I/O or DMA data transfers
- Normal or Block-mode DMA
- Fast DMA handshake timing
- **Connection Diagram** MPU BUS SCSI BUS DBO..7, DBP D0..7 DP5380 A0 RST → BSY Α1 Asynchronous ► SEL A2 SCSI Interface cs٠ ► ACK (ASI) RD WR RESET ► REO ► 1/0 → C/D INT < DRQ ┥ DACK READY 🗲 EOP ۷۹۹ /<sub>DD</sub> TI /F/9756-1 TBI-STATE® is a registered trademark of National Semiconductor Corporation is a registered trademark of and used under license from Monolithic Memories, Inc.

TL/F/9756

© 1995 National Semiconductor Corporation

# **Table of Contents**

**1.0 FUNCTIONAL DESCRIPTION** 

- 2.0 PIN DESCRIPTION
- **3.0 REGISTER DESCRIPTION**
- **4.0 DEVICE OPERATION**
- 5.0 INTERRUPTS
- 6.0 RESET CONDITIONS
- 7.0 APPLICATION GUIDE
- **8.0 ABSOLUTE MAXIMUM RATINGS**
- 9.0 DC ELECTRICAL CHARACTERISTICS
- **10.0 AC ELECTRICAL CHARACTERISTICS**
- A1 FLOWCHARTS
- **A2 REGISTER CHART**

RRD-B30M115/Printed in U. S. A.



May 1989

# **1.0 Functional Description**

# 1.1 OVERVIEW

The ASI is designed to be used as a peripheral device in a  $\mu P$ -based application and appears as a number of read/ write registers. Write registers are programmed to select desired functions. Status registers provide indication of operating conditions.

For best performance a DMA controller can be easily interfaced directly to the ASI. The ASI provides request/acknowledge and wait-state signals for the DMA interface.


The SCSI bus is easily controlled via the ASI registers. Any bus signal may be asserted or deasserted via a bit in the appropriate register, and the state of every signal is available by reading registers. This direct control over SCSI signals allows the user to implement all or part of the protocol in firmware. The ASI provides hardware support for much of the protocol.

The ASI provides the following SCSI support:

- Programmed-I/O transfers for all eight information transfer types, with or without parity.
- Data transfers via DMA, in either block or non-block mode. The DMA interface supports most devices.

- Individual setting/resetting and monitoring of every SCSI bus signal.
- Automatic release of the bus for BSY loss from a TAR-GET, SCSI RST, and lost arbitration.
- Automatic bus arbitration—the µP has only to check for highest priority.
- Selection or Reselection of any bus device. The ASI will respond to both Selection and Reselection.
- Optional automatic monitoring of the BSY signal from a TARGET with an interrupt after releasing control of the bus.

Figure 1 shows an ASI in a typical application, a low cost embedded SCSI disk controller. In this application the 8051 single-chip  $\mu$ P acts as the controller and the dual DMA channels in the DP8475 allow one for the disk data and the other for SCSI data. The PAL® provides chip selection as well as determining who has control of the bus. The advantage of using a  $\mu$ P with on-board ROM is that there is more free time on the external bus.



# 1.0 Functional Description (Continued)

# **1.2** $\mu$ **P INTERFACE**

Figure 2 shows a block diagram of the ASI. Key blocks within the ASI are Read/Write registers with associated decode and control logic, interrupt and DMA logic, SCSI bus arbitration logic, SCSI drivers/receivers with parity and the SCSI data input and output registers. The ASI has three interfaces, one to SCSI, one to a DMA controller and the third to a  $\mu$ P. The internal registers control all operations of the ASI.

The  $\mu$ P interface consists of non-multiplexed address and data busses with associated control signals. Address decode logic selects a register for reading or writing. The address lines A0–2 select the register for  $\mu$ P accesses while for DMA accesses the address lines are ignored.

The register bank consists of twelve registers mapped into an address space of eight locations. Upon an external chip reset the registers are cleared (all zeroes).

#### **1.3 DMA INTERFACE**


The DMA logic interfaces to single-cycle, block mode, flow-through or fly-by controllers. Single byte transfers are accomplished via the DRQ/ $\overline{\text{DACK}}$  handshake signals. Block

mode transfers use the READY output to control the speed (insert wait-states). An End Of Process (EOP) input from the DMA controller signals the ASI to halt DMA transfers. An interrupt can be generated for DMA completion or an error (see Section 5.0). All DMA data passes through the SCSI data input and output registers, automatically selected during DMA cycles.

## **1.4 SCSI INTERFACE**

The ASI contains all logic required to interface directly to the SCSI bus. Direct control and monitoring of all SCSI signals is provided. The state of each SCSI signal may be determined by reading a register which continuously reflects the state of the bus. Each signal may be asserted by writing a ONE to the appropriate bit.

The ASI includes logic to automatically handle SCSI timing sequences too fast for  $\mu$ P control. In particular there is hardware support for DMA transfers, bus arbitration, selection/reselection, bus phase monitoring, BSY monitoring for bus disconnection, bus reset and parity generation and checking.



# 1.0 Functional Description (Continued)

The ASI arbitration logic controls arbitration for use of the SCSI bus. The  $\mu$ P programs the SCSI device ID into the ASI, then sets the ARBITRATE bit. The INITIATOR COM-MAND REGISTER (ICR) is read to determine when arbitration has started and whether it is won or lost.

The BSY signal is continously monitored to detect bus disconnection and bus free phases. The ASI incorporates an on-board oscillator to determine Bus Settle, Bus Free and Arbitration Delays. The oscillator tolerance guarantees all timing to be within the SCSI specification. The ASI incorporates high-current drivers and SCHMITT trigger receivers for interfacing directly to the SCSI bus. This feature reduces the chip count of any SCSI application.

## 1.5 PARITY

The ASI provides for parity protection on the SCSI interface. The data bus has eight data bits and one parity bit. The parity may be enabled via a register bit. A parity error can be programmed to cause an interrupt.

# 2.0 Pin Descriptions

Symbol	DIP	PCC	Туре	Function
CS	21	24	Ι	<b>Chip Select:</b> an active low enable for read or write operations, accessing the register selected by A0 2.
A02	30, 32, 33	33, 36, 37	I	Address 0 2: these three signals are used with $\overline{CS}$ , $\overline{RD}$ , and $\overline{WR}$ to address a register for read or write.
RD	24	27	Ι	<b>Read:</b> an active low enable for reading an internal register selected by A0 2 and enabled by $\overline{CS}$ . It also selects the Input Data Register when used with $\overline{DACK}$ .
WR	29	32	I	Write: an active low enable for writing an internal register selected by A0 $\dots$ 2 and enabled by $\overline{CS}$ . It also selects the Output Data Register when used with $\overline{DACK}$ .
RESET	28	31	I	<b>Reset:</b> an active low input with a Schmitt trigger. Clears all internal registers. (SCSI RST unaffected).
D07	1, 40–34	2, 44–38	1/0	<b>Data 07:</b> bidirectional TRI-STATE <sup>®</sup> signals connecting the active high $\mu$ P data bus to the internal registers.
INT	23	26	0	Interrupt: an active high output to the $\mu$ P when an error has occurred, an event requires service or has completed.
DRQ	22	25	0	<b>DMA Request:</b> an active high output asserted when the data register is ready to read or written. DRQ occurs only if DMA mode is enabled. The signal is cleared by DACK.
DACK	26	29	I	<b>DMA Acknowledge:</b> an active low input that resets DRQ and addresses the data registers for input or output transfers. DACK is used instead of CS by the DMA controller.
READY	25	28	0	<b>Ready:</b> an active high output used to control the speed of block mode DMA transfers. Ready goes active when the chip is ready to send/receive data and remains inactive after the transfer until the byte is sent or until the DMA mode bit is reset.
EOP	27	30	I	End Of Process: an active low signal that terminates a block of DMA transfers. It should be asserted during the transfer of the last byte.
DB07 DBP	92, 10	10 3, 11	1/0	<b>DB07, DBP:</b> SCSI data bus with parity. $\overline{\text{DB7}}$ is the MSB and is the highest priority during arbitration. Parity is ODD. Parity is always generated and can be optionally checked. Parity is not valid during arbitration.
RST	16	18	1/0	Reset: SCSI reset, monitored and can be set by ASI.
BSY	13	15	1/0	Busy: indicates the SCSI bus is being used. Can be driven by TARGET or INITIATOR.
SEL	12	14	1/0	Select: used by the INITIATOR to select a TARGET or by the TARGET to reselect an INITIATOR.
ACK	14	16	1/0	<b>Acknowledge:</b> driven by the INITIATOR and received by the TARGET as part of the REQ/ACK handshake.
ATN	15	17	1/0	Attention: driven by the INITIATOR to indicate an attention condition to the TARGET.

Symbol	DIP	PCC	Туре	Function
REQ	20	22	1/0	<b>Request:</b> driven by the TARGET and received by the INITIATOR as part of the $\overline{\text{REG}}$ ACK handshake.
1/0	17	19	1/0	Input/Output: driven by the TARGET to control the direction of transfers on the SCSI bus. This signal also distinguishes between selection and reselection.
C/D	18	20	1/0	<b>Command/Data:</b> driven by the TARGET to indicate whether command or data byte are being transferred.
MSG	19	21	1/0	<b>Message:</b> driven by the TARGET during message phase to identify message bytes on the bus.
VCC GND	31 11	35 12, 13	_	VCC, GND: +5V DC is required. Because of very large switching currents good decoupling and power distribution is mandatory.
2.1 Co	D0 D87 D86 D85 D84 D83 D81 D80 D80 D80 D80 D80 D80 D80 D80 D80 D80	tion Dia 1 2 3 4 5 6 7 8 9 10 DP53 11 12 13 14 15 16 17 18 19 20	40 - C 39 - C 38 - C 36 - C 35 - C 35 - C 34 - C 33 - A 30 - A 30 - A 29 - A 28 - A 28 - A 29 - C 28 - A 29 - C 20 - A 29 - C 20 - A 29 - C 20 - A 20 - A	M1         M2         M3         M4         M5         M6         M7         M2         M7         M2         M7         M2         M3         M4         M5         M6         M7         M8         M1         Order Number DP5380N         See NS Package Number N40A         M8         M8         M7         M8         M8
DB1   DB0   DBP   GND   GND   SEL   BSY   ACK	1 1 6 5 7 8 9 10 11 12 13 14 15 16 17 <u>18</u> 19 <b>1</b>	DB7 D0 1 1 1 1 4 3 2 1 DP53 DP53 20 21 22 23 1 1 1 1 S7D REQ MSG	D1 D3 1 I I 44 43 42 80	39       - D6         38       - D7         37       - A2         36       - A1         35       - V <sub>CC</sub> Order Number DP5380V         34       -         33       - A0         32       - WR         31       - RESET         30       - EOP         29       - DACK

# 3.0 Register Description

# 3.1 GENERAL

The DP5380 ASI is a register-based device with eight addressable locations. Some addresses have dual functions depending upon whether they are being read from or written to. Device operation is described in Section 4.

Figure 3.2 summarises the register map. Note that for registers reading or writing SCSI signals the SCSI name is used for each bit. Although the SCSI bus is active low the registers invert the SCSI bus. This means an active SCSI signal is represented by a ONE in a register and an inactive signal by a ZERO.


# 3.2 REGISTERS

#### **OUTPUT DATA REGISTER (ODR)** 8 Bits HA 0 Write-Only

latched at the end of the write cycle.


This is a transparent latch used to send data to the SCSI bus. The register can be written by  $\mu \text{P}$  cycles or via DMA. DMA writes automatically select the ODR at Hex Address 0 (HA 0). This register is also written with the ID bits required during arbitration and selection/reselection phases. Data is

Bit 7							Bit 0
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0



#### CURRENT SCSI DATA (CSD) Read-Only 8 Bits HA 0

This register enables reading of the current SCSI data bus. If SCSI parity checking is enabled it will be checked at the beginning of the read cycle. The register is also used for  $\mu P$ accesses of SCSI data during programmed-I/O or ID checking during arbitration. Parity is not valid during arbitration. DMA transfers select the IDR (HA 6) instead of the CSD register.



**Current SCSI Data** 

#### **INITIATOR COMMAND REGISTER (ICR)** 8 Bits HA 1 **Read-Write**

This register is used to control the INITIATOR and some other SCSI signals, and to monitor the progress of bus arbitration. Most of the SCSI signals may also be asserted in TARGET mode. Bits 5 to 0 are reset when BSY is lost (see MR2 description).

Bit 7							Bit 0
RST	TEST	LA/DIFF	ACK	BSY	SEL	ATN	DBUS
		Initiator C	omma	nd Re	gister		

#### **DBUS: Assert Data Bus**

- Disable SCSI data bus driving. 0
  - Enable contents of Output Data Register onto the SCSI data bus. SCSI parity is also generated and driven on DBP.

This bit should be set when transferring data out of the ASI in either TARGET or INITIATOR mode, for both DMA or programmed-I/O. In INITIATOR mode the drivers are only enabled if: Mode Register 2 TARGET MODE bit is 0, and  $\overline{I/O}$  is false, and  $\overline{C/D}$ ,  $\overline{I/O}$ ,  $\overline{MSG}$  match the contents of the Target Command Register (phasematch is true). In TAR-GET mode only the MR2 bit needs to be set with this bit.

Reading the ICR reflects the state of this bit. Bit 1

- ATN: Assert Attention
- Deassert ATN 0
- Assert SCSI ATN signal. The MR2 TARGET MODE bit 1 must also be false to assert the signal.
- Reading the ICR reflects the state of this bit.
- SEL: Assert Select Deassert SEL 0

Bit 2

Bit 3

Bit 0

- Assert SCSI SEL signal. Can be used in INITIATOR or TARGET mode.
- Reading the ICR reflects the state of this bit.

## **BSY:** Assert Busy

1

- Deassert BSY 0
  - Assert SCSI BSY signal. Can be used in INITIATOR or TARGET mode.

Reading the ICR reflects the state of this bit.

Hex Adr	Register	Mnemonic	Bits	R/W
0	Output Data Register	ODR	8	WO
0	Current SCSI Data	CSD	8	RO
1	Initator Command Register	ICR	8	RW
2	Mode Register 2	MR2	8	RW
3	Target Command Register	TCR	4	RW
4	Select Enable Register	SER	8	WO
4	Current SCSI Bus Status	CSB	8	RO
5	Bus and Status	BSR	8	RO
5	Start DMA Send	SDS	0	WO
6	Start DMA Target Receive	SDT	0	WO
6	Input Data Register	IDR	8	RO
7	Start DMA Initiator Receive	SDI	0	WO
7	Reset Parity/Interrupts	RPI	0	RO
	FIGURE	3.2. Registers		
		<b>•</b>		

# 3.0 Register Description (Continued)

# **ACK:** Assert Acknowledge

# 0 Deassert ACK.

1 Assert SCSI ACK signal. The MR2 TARGET MODE bit must also be false to assert the signal.

Reading the ICR reflects the state of this bit. Bit 5 Write

# **DIFF: Differential Enable**

0 This bit must be reset to 0. 1 Do not use. Reserved for future use on a differential pair device.

#### LA: Lost Arbitration Bit 5 Read

- 0 Normally reset to 0 to show arbitration not lost or not enabled
- Will be set when the ASI loses arbitation, i.e. when SEL is true during arbitration AND the Assert SEL bit of this register is false.

A 1 in this bit means the ASI has arbitrated for the bus, asserted  $\overline{\text{BSY}}$  and its ID on the data bus and another device has asserted SEL. The ARBITRATE bit in MR2 must be set to enable arbitration.

## TEST: Test Mode Enable

# Bit 6 Write

0 Output drivers are enabled. 1

# Output drivers disabled.

#### **AIP: Arbitration In Progress** Bit 6 Read

0 Normally 0 to show no arbitration in progress. Set when the ASI has detected BUS FREE phase and asserted BSY and the Output Data Register contents onto the SCSI data bus. This bit remains set until arbitration is disabled

# RST: Assert RST

# Bit 7

Bit 0

- Deassert RST. 0
- Assert SCSI  $\overline{\text{RST}}$  signal.  $\overline{\text{RST}}$  is asserted as long as this 1 bit is 1, or until a  $\mu$ P Reset (RESET).

After this bit is set the INT pin goes active and internal registers reset (except for the interrupt latch, MR2 TARGET MODE bit, and this bit. Reading the ICR reflects the state of this bit.

#### MODE REGISTER 2 (MR2) 8 Bits **Read-Write** HA2

This register is used to program basic operating conditions in the ASI. Operation as TARGET or INITIATOR, DMA mode and type as well as some interrupt controls are set via this register. This is a Read/Write register and when read the value reflects the state of each bit.

Bit 7							Bit 0
BLK	TARG	РСНК	PINT	EOP	BSY	DMA	ARB
Mode Register 2							

# **ARB: Arbitrate**

- 0 Disable arbitration.
- Enable arbitration. The ASI will wait for a BUS FREE 1 phase then arbitrate for the bus. Before setting this bit

the Output Data Register should contain the SCSI device ID-a single bit set only. The status of the arbitration process is given in the AIP and LA bits (6, 5) in the Initiator Command Register.

Bit 1

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

# DMA: DMA Mode

Disable DMA mode. 0

Enable DMA operation. This bit should be set then one of address 5 to 7 written to start DMA. The TARGET MODE bit in the ICR and the phase lines in the TCR should have been set appropriately. The DBUS bit in the ICR must be set for DMA operations. BSY must be active in order to set this bit. The phase lines must match the contents of the TCR during the actual transfers. In DMA mode ASI logic automatically controls the REQ/ACK handshakes.

This bit should be reset by a  $\mu$ P write to stop any DMA transfer. An EOP signal will not reset this bit. During DMA, CS and DACK should not be active simultaneously.

This bit will be reset if BSY is lost during DMA mode.

# **BSY: Monitor Busy**

#### Disable BSY monitor. 0

Monitor SCSI BSY signal and interrupt when BSY goes inactive. When this bit goes active the lower 6 bits of the ICR are reset and all signals removed from the SCSI bus. This is used to check for valid TARGET connection.

# EOP: Enable EOP Interrupt

0 No interrupt for EOP

#### Interrupt after valid EOP condition.

#### **PINT: Enable SCSI Parity Interrupt**

- No interrupt on SCSI parity error. 0
- When SCSI parity is enabled via the PCHK bit, setting this bit enables an interrupt upon a SCSI parity error.

# PCHK: Enable SCSI Parity Checking

#### No SCSI parity checking. 0

- Enable checking of SCSI parity during read operations. This applies to either programmed I/O or DMA mode.
- **TARG: Target Mode**
- Initiator Mode. 0
- Target Mode. 1

## **BLK: Block Mode DMA**

Non-block DMA.

When set along with DMA bit (1) enable block mode DMA transfers. In block mode the READY line is used to handshake each byte with the DMA controller instead of the DRQ/DACK handshake used in non-block mode.

#### TARGET COMMAND REGISTER (TCR) 4 Bits HA 3 **Read-Write**

This register is used to control TARGET SCSI signals and to program the desired phase during INITIATOR mode. During

# 3.0 Register Description (Continued)

DMA transfers the SCSI phase lines (C/D, MSG, I/O) must match the contents of the TCR for transfers to occur. A phase mismatch halts DMA transfers and generates an interrupt.

Bit 7							Bit 0
x	x	x	x	REQ	MSG	C/D	1/0
		<b>T</b>	0				

# Target Command Register

This is a read/write register and the value read reflects the state of each bit, except bit 4-7 which always read 0. Bit 0

#### I/O: Assert I/O 0 Deassert 1/0

- Assert SCSI  $\overline{\text{I/O}}$  signal. The MR2 TARGET MODE bit 1 must also be active.

Bit 1

Bit 2

Bit 3

# C/D: Assert C/D

- Deassert C/D 0
- Assert SCSI  $\overline{\text{C/D}}$  signal. The MR2 TARGET MODE bit 1 must also be active.

# MSG: Assert MSG

- 0 Deassert MSG.
- Assert SCSI  $\overline{\text{MSG}}$  signal. The MR2 TARGET MODE bit 1 must also be active.

# **REQ:** Assert **REQ**

- 0 Deassert REQ.
- Assert SCSI REQ signal. The MR2 TARGET MODE bit must also be active. This bit is used to handshake SCSI data via programmed-I/O.

# SELECT ENABLE REGISTER (SER)

#### 8 Bits **HA** 4 Write-Only

This write-only register is used to program the SCSI device ID for the ASI to respond to during Selection or Reselection Phases. Only one bit in the register should be set. When SEL is true, BSY false and the SER ID bit active an interrupt will occur.

This interrupt is reset or can be disabled by writing zero to this register. Parity will also be checked during Selection or Reselection if the PCHK bit in MR2 is set.

Bit 7							Bit 0
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

# Select Enable Register

#### CURRENT SCSI BUS STATUS (CSB) 8 Bits HA 4 Read-Only

This read-only register is used to monitor SCSI control signals and the SCSI parity bit. The SCSI lines are monitored during programmed-I/O transfers and after an interrupt in order to determine the cause. A bit is 1 if the corresponding SCSI signal is active.

Bit 7							Bit 0
RST	BSY	REQ	MSG	C/D	1/0	SEL	DBP
		Curre	nt SCSI	Bus St	atus		

#### **BUS AND STATUS REGISTER (BSR)** 8 Bits HA 5 Read-Only

This read-only register is used to monitor SCSI signals not included in the CSB, and internal status bits. This register is read after an interrupt to determine the cause of an interrupt. Bit 0 or 1 are set to 1 if the SCSI signal is active.

Bit 7							Bit 0
EDMA	DRQ	SPER	INT	PHSM	BSY	ATN	ACK
Bus & Status Register							

# ACK: Acknowledge

This bit reflects the state of the SCSI ACK Signal. ATN: Attention Bit 1

This bit reflects the state of the SCSI ATN Signal. **BSY: Busy Error** Bit 2

# No Error.

0

0

0

0

This SCSI BSY signal has become inactive while the 1 MR2 BSY (Monitor BSY) bit is set. This will cause an interrupt, remove all ASI signals from the SCSI bus and reset the DMA MODE bit in MR2.

#### **PHSM: Phase Match**

- Bit 3 Phase Match. The SCSI C/D, I/O and MSG phase lines are continuously compared with the corresponding bits in the TCR. The result of this comparison is reflected in this bit. This bit must be 1 (phase matches) for DMA
- transfers. A phase mismatch will stop DMA transfers and cause an interrupt. **INT: Interrupt Request** Bit 4

# No Interrupt

Interrupt request active. Set when an enabled interrupt condition occurs. This bit reflects the state of the INT pin. INT may be reset by performing a Reset Parity/In-

#### terrupt (RPI) function. SPER: SCSI Parity Error

No SCSI parity error.

# Bit 5

Rit 0

SCSI parity error occurred. This bit remains set once an 1 error occurs until the RPI function clears it. The PCHK bit in MR2 must be set for a parity error to be checked and registered.

# **DRQ: DMA Request**

Bit 6

0 No DMA request. DMA request active. This bit reflects the state of the DRQ pin. DRQ is reset by asserting DACK during a DMA cycle or by resetting the DMA bit in MR2. A Busy error will reset the MR2 DMA bit and thus will also clear

DRQ. A phase mismatch will not reset DRQ. Bit 7

# EDMA: End of DMA

- 0 Not end of DMA
- Set when  $\overline{\text{DACK}},\,\overline{\text{EOP}}$  and either  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  are active 1 simultaneously. Normally occurs when the last byte is transferred by the DMA. During DMA send operations the last byte transferred by the DMA may not have been transferred on SCSI so REQ and ACK should be monitored to verify when the last SCSI transfer is complete. This bit is reset when the MR2 DMA bit is reset.

# 3.0 Register Description (Continued)

#### START DMA SEND (SDS) 0 Bits HA 5 Write-(

D Bits HA 5 Write-Only

This write-only register is used to start a DMA send operation. A write of don't-care data should be the last thing done by the  $\mu P.$  The MR2 DMA, BLK and TARG bits must have been programmed previously.

Bit 7						I	Bit 0
x	x	x	x	x	x	x	x

Start DMA Send

# START DMA TARGET RECEIVE (SDT)0 BitsHA 6Write-Only

This write-only register is used to start a DMA Target Receive operation. Same comments as SDS apply.

#### INPUT DATA REGISTER (IDR) 8 Bits HA 6 Read-Only

This read-only register contains the SCSI data last latched during a DMA receive. Each byte from SCSI is latched into this register automatically by the ASI DMA logic. A DMA read ( $\overline{DACK}$  and  $\overline{RD}$ ) automatically selects this register. Programmed-I/O SCSI data reads should use the CSD (HA8)

#### START DMA INITIATOR RECEIVE (SDI) 0 Bits HA 7 Write-Only

This write-only register is used to start a DMA INITIATOR Receive Operation. Same comments as SDS apply.

#### RESET PARITY/INTERRUPT (RPI) 0 Bits HA 7 Read-Only

This read-only register is used to reset the parity and interrupt latches. Reading this register resets the SCSI parity, Busy Loss and Interrupt Request latches.

# 4.0 Device Operation

# 4.1 GENERAL

This section describes overall operation of the ASI. More detailed information of data transfers, interrupts and reset conditions are covered in later sections. The operation description covers  $\mu P$  accesses, SCSI bus monitoring, arbitration, selection, reselection, programmed-I/O, DMA interrupts. Programming and timing details are covered.

For information regarding interfacing to  $\mu\text{P}\text{'s}$  and DMA controllers refer to Section 7.0.


In the descriptions following program examples are given in pseudo-C. This processor-independent approach should be clearest. These are backed up by flow charts in Appendix A.1.

### 4.2 $\mu$ P ACCESSES

The  $\mu$ P accesses the EASI via the  $\overline{CS}$ ,  $\overline{RD}$ ,  $\overline{WR}$  and address and data lines in order to read/write the registers. *Figure 4.2* shows typical timing. Note the use of non-multiplexed address and data lines.

#### 4.3 SCSI BUS MONITORING/DRIVING

The SCSI bus may be monitored or driven at any time. Each bus signal is buffered and inverted by the ASI and can be read via the CSB, BSR and CSD registers. An active SCSI reads a 1 in the status registers.



Each SCSI signal may be asserted by setting a bit in the TCR or ICR. Setting the bit to 1 asserts the SCSI signal. The following code demonstrates a byte transferred via programmed-I/O in INITIATOR mode.

/*Transfer one byte as Initiator*/
while (NOT (TCR: REQ));
/* wait till TARGET asserts $\overline{\text{REQ}}$ */
<pre>data = input (CSD);</pre>
<pre>/* parity is checked if enabled*/</pre>
output (ICR, Assert $\overline{ACK}$ );
while (TCR: REQ);
/* wait till TARGET deasserts $\overline{\text{REQ}}$ */
<pre>output (ICR, 0);</pre>
/* deassert $\overline{\texttt{ACK}}$ , ready for next byte */

# 4.4 ARBITRATION

£

This sub-section describes the arbitration support provided by the ASI and how to program it.

Since the SCSI arbitration process requires signal sequencing too fast for  $\mu P s$ , hardware support is provided by the ASI. The arbitration process is enabled by bit 0 MR2 (ARB). Prior to setting this bit the ODR should be programmed with the device's SCSI ID—a single bit.

The ASI will monitor the bus for a BUS FREE phase. The BSY signal is continuously monitored. If continuously inactive for at least a SCSI Bus Settle Delay (400 ns) and SEL is inactive, a valid Bus Free Phase exists. After a period of SCSI Bus Free Delay (800 ns) the ASI asserts BSY and the ODR onto the SCSI data bus. The  $\mu$ P should poll the ICR to determine when arbitration has started. The AIP bit in the ICR is set when the Bus Free Delay. Following the Bus Free Delay a 2.2  $\mu$ s SCSI Arbitration Delay is required before examining the data bus to resolve the priorities of the ICR bits. This delay must be implemented in firmware. The ICR Lost Arbitration (LA) bit must be examined to determine whether arbitration is lost. The LA bit is set if another

device asserts  $\overline{SEL}$  during arbitration. If the LA bit is 0 the data bus is read via the CSD register. The data is examined to resolve ID priorities. If this device is the highest ID assert  $\overline{SEL}$  by setting ICR bit 2 to a 1. After waiting Bus Clear + Bus Settle Delays (1200 ns) the Selection Phase begins. These 2 delays must be implemented in firmware.

## 4.5 SELECTION/RESELECTION

The ASI can be used to select or reselect a device. The ASI will also respond to selection or reselection.

## 4.5.1 Selecting/Reselecting

Selection requires programming the ODR with the desired and own device ID's; the data bus via ICR DBUS (bit 0); asserting  $\overline{\text{ATN}}$  if required via ICR bit 1; asserting  $\overline{\text{SEL}}$  via ICR bit 2; then resetting the MR2 ARB bit.

The SER should have been cleared to zero before Selection/Reselection to ensure the ASI does not respond. If Reselection is desired the  $\overline{I/O}$  line should also be asserted before  $\overline{\text{SEL}}$  via TCR bit 0.

Resetting the ARB bit causes the ASI to remove  $\overline{\text{BSY}}$  and the ODR from the data bus. Thus the ICR Assert data bus bit is required to assert the bits for desired and own device ID's.

 $\overline{\text{BSY}}$  is then monitored to determine when the device has responded to (re)selection. If the device fails to respond an error handler should sequence the ASI off the bus. If the device responds the ICR DBUS and  $\overline{\text{SEL}}$  bits should be reset to remove these signals. If this is a Reselection the ICR  $\overline{\text{BSY}}$  bit (3) should be set before removing the other signals. The bus is now ready to handle Information Transfer Phases.

#### 4.5.2 (Re)Selection Response

The ASI responds to Selection or Reselection when the SER is non-zero. A (re)selected interrupt is generated when  $\overrightarrow{BSY}$  is false for at least a Bus Settle Delay (400 ns); and  $\overrightarrow{SEL}$  is true AND any non-zero bit in the SER has its corresponding SCSI data bus bit active. A Selection is disabled by zeroing the SER. If parity is supported it should be valid during (re)selection so must be checked via the SPE bit (5) in the BSR. SCSI specification states that (re)selection is not valid if more than 2 data bits are active. This condition is checked by reading the CSD.

When the selection interrupt occurs it is determined by reading the BSR and CSB registers. There is no dedicated status bit for (re)selection so it must be determined by the absence of other interrupts, and the active state of the  $\overline{SEL}$  signal. Reselection occurs when  $\overline{I/O}$  is also active. See Section 6.0.

# 4.6 MONITORING BSY

While an INITIATOR is connected to a TARGET the TAR-GET must maintain an active  $\overline{BSY}$  signal. During DMA operations the  $\overline{BSY}$  signal is monitored by the ASI and will halt operations if it goes inactive. To enable  $\overline{BSY}$  to be monitored at other times the MR2 BSY bit (2) should be set. An interrupt will be generated if  $\overline{BSY}$  goes inactive while MR2 BSY is set.

This interrupt sets bit 2 in the BSR.

#### 4.7 COMMAND/MESSAGE/STATUS TRANSFERS

Command message and status bytes are transferred using programmed-I/O. The SCSI  $\overline{\text{REQ}}/\overline{\text{ACK}}$  handshake is ac-

complished by monitoring and setting lines individually. Data is output via the ODR and read in via the CSD register. The following code shows INITIATOR and TARGET programming for two of these cases. See Appendix A.1 for flowcharts.

```
Initiator Command Send
   MR2 = monitor \overline{BSY}
   TCR = Command Phase /*02h*/
   while (bytes) to do) {
       while (\overline{\text{REQ}}) inactive)
         idle; /*CSB bit 5 = 0*/
       if (BSR: phase match == 0)
         phase error:
       else {
         ODR = date byte;
         ICR = Assert \overline{ACK};
         while (\overline{\text{REQ}} \text{ active})
            idle; /*CSB bit 5 == 1*/
          ICR = deassert \overline{ACK}
          /* byte transfer complete */
          byte count --;
       }
```

Target Message Receive

goto data phase;

}


- {

```
/* assumed Assert BSY already set in ICR */
   MR2 = TARG MODE OR PARITY CHECK OR
          PARITY INTERRUPT;
   TCR = Message Out phase; /*06h*/
   delay (Bus Settle);
   TCR = Assert \overline{\text{REQ}};
   while (\overline{ACK} \text{ inactive})
          idle; /* BSR bit 0 */
   data = CSD; /* parity is latched */
   if (BSR: parity error)
          error routine:
   else {
          TCR = deassert \overline{REQ};
          while (\overline{ACK} \text{ active})
              idle:
     /* message done, can change to next
phase */
```

## 4.8 NON-BLOCK DMA TRANSFERS

Data transfers may be effected by DMA. This method should be used for optimum performance. Two methods of DMA are available-block and non-block mode. This section describes non-block mode transfers.

The interface to the DMA controller uses the DRQ, DACK, EOP lines in non-block mode. Each byte is requested (DRQ) and ack'd (DACK). Representative timing for a DMA read is shown in Figure 4.8.1.





## 4.8.1. NON-BLOCK DMA

DMA operation involves programming the ASI with the setup parameters, initiating the DMA cycles and checking for correct operation when the completion interrupt is received. The DMA controller should be programmed with the data byte count and the memory start address. Methods of halting a DMA operation are covered in Section 4.11.

Setting up the ASI requires enabling or disabling the following: Data bus driving, DMA mode enable, BSY monitoring, EOP interrupt, parity checking, parity interrupt, TARGET Mode, bus phase.

Once set up DMA should be initiated by writing to address 5, 6, or 7 as appropriate. The DMA controller should assert EOP during the transfer of the last byte, although this may be done by the  $\mu$ P if the DMA transfers (n - 1) bytes and the  $\mu P$  transfers the last byte. See the application guide for more details (Section 7.0).

Upon completion the  $\mu P$  should check the following as required: End of DMA, Parity Error, Phase Match, Busy Error. The end of DMA occurs as a response to EOP. SCSI transfers may still be underway so REQ and ACK must still be checked to establish when the final byte is finished.

The code below shows programming of the ASI in each of the four DMA cases. One of these cases is shown in a flow diagram in Appendix A.

Initiator Send	/*DATA OUT PHASE*/
Program DMA Controller	?;
TCR = 00h;	/*phase*/
<pre>ICR = Olh;</pre>	/*Assert_DBUS*/
MR2 = OEh;	
SDS = 00;	/*Start DMA Send*/
while (NOT interrupt)	
idle;	
while $(CSD:\overline{REQ})$	
idle	/*wait for last
	SCSI byte
	transfer so phase
	is checked*/

# if(BSR:Busy error OR NOT (BSR:End\_of\_DMA)) error routine; else { /\*DMA End\*/ MR2 = 04h; /\*reset DMA bit\*/ ICR = 0;Initiator Receive /\*DATA IN PHASE\*/ Program DMA Controller: TCR = Olh;/\*phase\*/ MR2 = 3Eh; SDI = 0;/\*Start DMA Init Rx\*/ while (NOT interrupt) idle; /\*no need to wait for last SCSI handshake done since DMA done implies it is checked\*/ if(BSR:parity\_error OR BSR: busy\_error or NOT (BSR End of DMA) do error routines: else { /\*End of DMA\*/ while (CSD: REQ.) idle; /\*wait for $\overline{REQ}$ inactive to deassert ACK\*/ MR2 = 04h;} Target Receive /\*DATA OUT PHASE\*/ Program DMA Controller; TCR = 0; /\*phase\*/ ICR = 08h;MR2 = 7Ah; /\*check parity\*/ /\*Start DMA Targ Rx\*/ SDT = 0;while (not interrupt) idle: /\*when End of DMA occurs the last byte has been read and checked\*/ if(BSR:parity\_error OR NOT(BSR: End\_of\_DMA) error routine: { else /\*End of DMA\*/ while (BSR: ACK) idle; /\*Not True End of DMA, so wait until SCSI bus inactive before changing phase\*/ MR2 = 40h:change phase as required; }


}

}

```
/*DATA IN PHASE*/
Target Send
{
   Program DMA Controller;
   TCR = Olh;
                        /*phase*/
   ICR = 09h;
   MR2 = 4Ah;
   SDS = 0;
                        /*Start DMA Send*/
   while (NOT interrupt)
       idle;
   if(NOT(BSR:End_of_DMA)
       error:
   else { /*DMA end*/
     repeat {
     while (CSB: REQ OR BSR: ACK)
     loop count = 3:
     loop count --;} /*decrement*/
     until (loop count == 0):
     MR2 = 40h;
     Change phase as required;
}
```

Some explanation of the final part of Target Send is required. In this type of DMA operation it is very difficult to exactly determine the True End of DMA simply detecting  $\overline{\text{REQ}}$  and  $\overline{\text{ACK}}$  simultaneously inactive is not enough.

Reference to *Figure 4.8.2* will help to understand the following text.



As shown in *Figure 4.8.2*  $\overrightarrow{ACK}$  going active causes the DRQ for the next byte and also  $\overrightarrow{REQ}$  to go inactive.  $\overrightarrow{ACK}$  going inactive allows  $\overrightarrow{REQ}$  to go active for the next byte. If the INITIATOR is slow removing  $\overrightarrow{ACK}$  the  $\mu$ P may sample the SCSI bus after the  $\overrightarrow{EOP}$  interrupt at point A. Here both  $\overrightarrow{REQ}$  and  $\overrightarrow{ACK}$  will be inactive, but there is one more byte to transfer on SCSI. Due to chip timing delays this condition will not last more than 200 ns. A safe way to determine the True End of DMA is to sample  $\overrightarrow{REQ}$  and  $\overrightarrow{ACK}$  and ONLY when both are inactive in three successive samples will the  $\mu$ P be at point B in the figure.

# 4.9 BLOCK MODE DMA TRANSFERS

In Block Mode the DMA interface uses the DRQ,  $\overline{\text{DACK}}$ ,  $\overline{\text{EOP}}$  and READY lines, DRQ is asserted once at the beginning of transfers and deasserted once  $\overline{\text{DACK}}$  is received. DACK should be asserted continuously for the duration of all the transfer.  $\overline{\text{EOP}}$  should be asserted during the last DMA byte signal when the next DMA byte transfers. The ASI asserts the READY signal when the next DMA byte should be transferred.

As for non-block mode the End of DMA interrupt is just  $\overline{\text{EOP}}$ , also in block mode receive the ASI does not return READY to an active signal after  $\overline{\text{EOP}}$ . This means external logic must gate off READY if the  $\mu$ P is not to be locked up. For more details see Section 7.0.

The block mode is intended for systems where the overhead of handing the system busses to and from the  $\mu P$  and DMA controller is too great. The block mode handshake is not necessarily faster than non-block (it may be) but the overall transfer rate is improved once the bus exchange overhead is removed. Of course the  $\mu P$  is prevented from executing for the whole DMA operation.

If a phase mismatch occurs the READY signal is left in the inactive state. The DMA controller must hand back the bus to the  $\mu P$  and the inactive READY signal may need to be gated off.

When performing DMA as an INITIATOR the  $\overline{\text{EOP}}$  signal does not deassert  $\overline{\text{ACK}}$  on the SCSI bus. Firmware must determine when  $\overline{\text{REQ}}$  is inactive after the last SCSI transfer then reset the MR2 DMA bit to deassert  $\overline{\text{ACK}}$ .

Programming the ASI in block mode is the same as non-block mode except bit 7 in MR2 should also be set.

## 4.10 PSEUDO DMA

The system design can utilize ASI DMA logic for non-data transfers. This removes the need to poll  $\overline{\text{REQ}}/\overline{\text{ACK}}$  and program the assertion/deassertion of the handshake signal. The  $\mu\text{P}$  can emulate a DMA controller by asserting DACK and EOP signals. DRQ may be sampled by reading the BSR. In most cases the chip decode logic can be adapted to this use for little or no cost. See Section 7.0 for further details.

#### 4.11 HALTING A DMA OPERATION

There are three ways to halt a DMA operation apart from a chip or SCSI reset. These methods are:  $\overline{\text{EOP}}$ , phase mismatch and resetting the DMA MODE bit in MR2.

# 4.11.1 End Of Process

 $\overline{\text{EOP}}$  is asserted for a minimum period during the last DMA cycle. The  $\overline{\text{EOP}}$  signal generates the End of DMA interrupt.  $\overline{\text{EOP}}$  does not cause the MR2 DMA mode bit to be reset.

## 4.11.2 DMA Phase Mismatch

If a  $\overline{\text{REQ}}$  goes active while there is a phase mismatch the DMA will be halted and an interrupt generated. The ASI will stop driving the SCSI bus when the mismatch occurs. A phase mismatch is when the TCR phase bits do not match the SCSI bus values.

#### 4.11.3 DMA Mode Bit

If  $\overline{\text{EOP}}$  is not used the best method is to reset the MR2 DMA Mode bit. This bit may be reset at any time, and should be reset after an End of DMA interrupt or a phase mismatch.

Resetting the bit disables all DMA logic and thus should only be reset at the True End of DMA condition. Additionally all DMA logic is reset so this bit must be reset then set again to carry out the next DMA phase.

# 5.0 Interrupts

# 5.1 OVERVIEW


Before individually describing each interrupt an explanation of the use of interrupts is required.


# **5.2 USING INTERRUPTS**

Interrupts are controlled by bits in MR2 if control is provided. Not all interrupts can be disabled under software control. When an interrupt occurs both the BSR and CSD register must be read and analysed to determine the source of interrupt. Since status is NOT provided for each interrupt great care should be exercised when determining the interrupt source.

#### **5.3 SCSI PARITY ERROR**


If SCSI parity checking is enabled via MR2 bit 5 an interrupt can occur as a result of a read from CSD, a selection/ (re)selection, or a DMA receive operation. The parity error bit (bit 5) in the BSR will be set if checking is enabled. An interrupt will occur if Enable Parity Interrupt (bit 4) of MR2 is set. The interrupt is reset by reading HA7. Following an interrupt the BSR and CSD should contain the values shown below.





# 5.4 END OF DMA


If EOP is asserted during a DMA transfer bit 7 of the BSR will be set and an interrupt generated if bit 3 of MR2 is 1. EOP is recognized when EOP, DACK and either IOR or IOW are all simultaneously active for a minimum period. The interrupt may be reset by reading HA 7. Following an interrupt the BSR and CSD should contain the values shown below.



Bit 7							Bit 0
0	1	x	x	x	x	0	x
RST	BSY	REQ	MSG CS		1/0	SEL	DBP

## 5.5 DMA PHASE MISMATCH


When the SCSI  $\overline{\text{REQ}}$  goes active during a DMA operation the contents of the TCR are compared with the SCSI phase lines  $\overline{C/D}, \overline{\text{MSG}}$  and  $\overline{I/O}$ . If the two do not match an interrupt is generated. This interrupt will occur as long as the MR2 DMA bit is set (bit 1), i.e. it cannot be masked. The mismatch removes the ASI from driving the SCSI data bus. The interrupt may reset by reading HA 7. Following an interrupt met BSR and CSD should contain the values shown below.



Bit 7							Bit 0
0	x	x	x	x	x	0	x
RST	BSY	REQ	MSG	C/D SD	1/0	SEL	DBP

# 5.6 BUSY LOSS

If bit 2 MR2 is set the SCSI  $\overrightarrow{BSY}$  signal is monitored and an interrupt is generated if  $\overrightarrow{BSY}$  is continuously inactive for at least a BUS SETTLE DELAY (400 ns). This interrupt may be reset by reading HA 7. Following an interrupt the BSR and CSD should contain the values shown below, where usually CSD = 00.




# 5.7 (RE)SELECTION

An interrupt will be generated when:  $\overline{SEL}$  is active,  $\overline{BSY}$  is inactive, and the device ID is true. The device ID is determined by the value in the SER. If ANY non-zero bit in the SER has its corresponding SCSI data bit active during selection the device ID is true. If  $\overline{I/O}$  is active this is a reselection. The interrupt is disabled by writing all zeros to the SER, and reset by reading HA 7.

# 5.0 Interrupts (Continued)

If SCSI parity checking is enabled it will be checked and should be valid. Following an interrupt the BSR and CSD should contain the values shown below.



# 6.0 Reset Conditions

# 6.1 GENERAL

There are three ways to reset the ASI;  $\mu P$  chip  $\overline{\text{RESET}},$  SCSI bus reset applied externally, SCSI bus reset issued by the ASI.

# 6.2 CHIP RESET

When the  $\overline{\text{RESET}}$  signal is asserted for the required duration the ASI clears ALL internal registers and therefore re-

sets all logic. This action does not create an interrupt or generate a SCSI reset.

# 6.3 EXTERNAL SCSI RESET

When a SCSI RST is applied externally the ASI resets all registers and logic and issues an interrupt. The only register bits not affected are the Assert RST bit (bit 7) in the ICR and the TARGET Mode bit (bit 6) in MR2.


# 6.4 SCSI RESET ISSUED

When the  $\mu$ P sets the Assert RST bit in the ICR the  $\overline{RST}$  signal goes active. Since the ASI monitors  $\overline{RST}$  also the same reset actions as in 6.3 apply. The SCSI  $\overline{RST}$  signal will remain active as long as bit 7 in the ICR is set—i.e. until programmed 0 or a chip  $\overline{REST}$  occurs.

# 7.0 Application Guide

This section is intended to show the interface between the  $\mu$ P, ASI and DMA controller (DMAC). *Figure 7.1* shows a general interface when the ASI and DMAC are I/O-mapped devices. This configuration will implement a 2 to 2.5M Bytes/sec SCSI port using 2 cycle compressed timing from the 5 MHz DMAC.

Using a faster DMAC and memory may allow the ASI to operate at a higher rate—but of course any system will be limited by the available DMA rate from the SCSI device currently connected to. The interface shown has several features that are examined more closely in the following text.



# 7.0 Application Guide (Continued)

All the interface signal requirements are satisfied by a PAL device. The memory interface is not shown, only the relevant DMAC and  $\mu$ P lines are included.


The ASI data and address lines connect directly to the  $\mu$ P/ DMAC busses. The DRQ output from the ASI goes direct to the DMAC. The EOP output from the DMAC goes to the ASI input, but can also be asserted via the PAL since the DMAC output is open-drain.

The PAL is programmed so that the  $\mu$ P can access the ASI in three ways. The three access types are: Register R/W, DMA R/W, DMA with EOP. Examination of the PAL equations below shows how the  $\mu$ P may perform any of the three basic access types simply by accessing the ASI at different I/O address slots. This enables the  $\mu$ P to simulate a DMAC (pseudo-DMA). DMA mode may then be used for all information transfer phases.

In DMA mode the ASI generates all SCSI handshakes. At all other times the  $\mu$ P is responsible for  $\overline{\text{REQ}}/\overline{\text{ACK}}$  handshakes. Using pseudo-DMA may reduce  $\mu$ P overhead.

When doing DMA transfers via BLOCK MODE and an error occurs, the ASI may not deassert the READY signal. For some DMA controllers this may lock the bus, so the PAL asserts READY and  $\overline{\text{EOP}}$  to the DMA if an interrupt occurs while READY is false. This completes the current DMA cycle and prevents further DMA for the rest of the block thus allowing the bus to be handed back to the  $\mu$ P for servicing. The PAL generates  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  strobes while the  $\mu$ P is bus master, but the DMAC provides the strobes while it is bus master so the PAL outputs are TRI-STATE.

The PAL details are shown in *Figure 7.2* with the signal definitions and equations following.



# 7.0 Application Guide (Continued)

```
\overline{\text{CSASI}} = \overline{\text{IORQ}} * \overline{\text{A7}} * \overline{\text{A6}} * \overline{\text{A5}} * \overline{\text{A4}} * \overline{\text{AEN}}; ASI reg R/W chip select
\overline{\text{ADACK}} = \overline{\text{IORQ}} * \overline{\text{A7}} * \overline{\text{A6}} * \overline{\text{A5}} * \text{A4} * \overline{\text{RD}}; \mu P pseudo-DMA cycle
                \overline{\text{IORQ}} * \overline{\text{A7}} * \overline{\text{A6}} * \overline{\text{A5}} * \text{A4} * \overline{\text{WR}}
                +\overline{IORQ}*\overline{A7}*\overline{A6}*A5*\overline{A4}*\overline{RD}; \mu P pseudo-DMA with EOP
                +\overline{10RQ}*\overline{A7}*\overline{A6}*A5*A4*\overline{WR}
                +DDACK;
                                                           ; DMAC DMA cycle
IF(\overline{AEN})\overline{AEOP} = \overline{IORQ}*\overline{A7}*\overline{A6}*A5*\overline{A4}*\overline{RD}; \ \mu P \text{ pseudo-DMA with EOP}
                            +\overline{IORQ}*\overline{A7}*\overline{A6}*A5*\overline{A4}*\overline{WR} + \overline{DEOP}* AREADY
IF(\overline{DDACK}*\overline{AREADY}*INT)\overline{DEOP} = \overline{DDACK}*\overline{AREADY}*INT
                                                         ;DMA cycle with error
\overline{\text{CSDMA}} = \overline{\text{IORQ}} * \overline{\text{A7}} * \overline{\text{A6}} * \text{A5} * \text{A4}
                                                         ;DMAC register R/W
\overline{\text{DREADY}} = \overline{\text{AREADY}} * \overline{\text{INT}}
                                                         :ASI not READY and not INT
                  +AREADY*DDACK
                                                         ;ASI not READY and DMA cycle active
IF(\overline{AEN})\overline{IOR} = \overline{IORQ}*\overline{RD}IF(\overline{AEN})\overline{IOW} = \overline{IORQ}*\overline{WR}
                                                         ;µP I/O Read cycle
                                                         ;µP I/O Write cycle
IF(\overline{AEN})\overline{MEMR} = IORQ*\overline{RD}
                                                         ;µP memory Read cycle
IF(\overline{AEN})\overline{MEMW} = IORQ*\overline{WR}
                                                         ;µP memory Write cycle
                                                                           FIGURE 7.3. PAL Equations
                                                                The \mu P and DMA signals are defined below
                                 A7-A4
                                                                                Address bus
                                 IORQ
                                                                                Memory I/O cycle select
                                 RD
                                                                                Read Strobe
                                 WR
                                                                                Write Strobe
                                 AEN
                                                                               High DMA address enable asserted by DMAC
                                 DDACK
                                                                                DMAC DMA Acknowledge
                                 CSDMA
                                                                                DMA Chip Select
                                                                                Ready signal to DMAC-inserts wait-states when low
                                 DREADY
                                 IOR, IOW
                                                                                I/O data strobes to/from DMAC
                                 MEMR, MEMW
                                                                                Memory data strobe from DMAC
```

# 8.0 Absolute Maximum Ratings\*

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0V

Supply Vollage (VCC)	0.5 V 10 1 7.0 V
DC Input Voltage (V <sub>IN</sub> )	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to V <sub>CC</sub> $+$ 0.5V

# **9.0 DC Electrical Characteristics** ( $V_{CC} = 5.0V \pm 10\%$ unless otherwise specified) $T_A = 0^{\circ}C$ to $+70^{\circ}C$

Symbol	Parameter	Conditions	Тур	Limit	Units
V <sub>IH</sub>	Minimum High Level Input Voltage			2.0	v
V <sub>IL</sub>	Maximum Low Level Input Voltage			0.8	v
V <sub>OH1</sub> V <sub>OH2</sub>	Minimum High Level Output Voltage	$ I_{OUT} = 20 \ \mu A$ $ I_{OUT}  = 4.0 \ mA$		V <sub>CC</sub> - 0.1 2.4	V V
V <sub>OL1</sub> V <sub>OL2</sub> V <sub>OL3</sub>	Maximum Low Level Output Voltage	SCSI Bus Pins: $ I_{OL}  = 48 \text{ mA}$ Other Pins: $ I_{OL}  = 20 \mu \text{A}$ $ I_{OL}  = 8.0 \text{ mA}$		0.5 0.1 0.4	V V V
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC} \text{ or GND}$		±1	μΑ
I <sub>OZ</sub>	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } GND$		±10	μΑ
ICC	Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND SCSI Inputs = 3V	2.5	4	mA

# $\label{eq:capacitance} \textbf{Capacitance} \ \textbf{T}_{A} = 25^{\circ} \text{C}, \ \textbf{f} = 1 \ \text{MHz}$

Symbol	Parameter (Note 3)	Тур	Units
C <sub>IN</sub>	Input Capacitance	5	pF
C <sub>OUT</sub>	Output Capacitance	7	pF

# **AC Test Conditions**

Input Pulse Level	GND to 3.0V
Input Rise and Fall Times	6 ns
Input/Output Reference Levels	1.3V
TRI-STATE Reference Levels (Note 2)	$\begin{array}{l} \mbox{Active Low} + 0.5 \mbox{V} \\ \mbox{Active High} - 0.5 \mbox{V} \end{array}$


Note 1:  $C_L\,=\,$  50 pF including jig and scope capacitance.


Note 2: S1 = Open for push-pull outputs.

S1 = V\_{CC} for active low to TRI-STATE.


S1 = GND for active high to TRI-STATE.


Note 3: This parameter is not 100% tested.








Min       Typ       Max         ahr       Address Hold from End of Read Enable (Note 1)       10       10         ahw       Address Hold from End of Write Enable (Note 2)       10       10         as       Address Setup to Read or Write Enable (Notes 1, 2)       10       10         csh       CS Hold from End of RD or WR       0       10       60         dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60       10         dhw $\mu$ P Data Hold Time from End of WR       20       10       10         dsw       Data Setup to End of Write Enable       50       10       100         ww       Write Enable Width (Note 2)       60       100       100         ww       Write Enable Width (Note 2)       60       100       100         lote 1: Read enable ( $\mu$ P) is CS and PB active.       100       100       100       100         lote 2: Write enable ( $\mu$ P) is CS and WB active.       10.3 $\mu$ P WRITE       A02       Image: the signals typically turn off after 25 ns enabling other devices to drive these line ontention.         lot.2       Image: the signals typically turn off after 25 ns enabling other devices to drive these line ontention.       10.3 $\mu$ WRITE       Image: the signal	$PREAD \\ A.ddress Hold from End of Read Enable (Note 1) 10 10 ns \\ Address Hold from End of Write Enable (Note 2) 10 ns \\ Address Setup to Read or Write Enable (Notes 1, 2) 10 ns \\ Address Setup to Read or Write Enable (Notes 1, 2) 10 ns \\ CS Hold from End of Read Enable (Notes 1, 3) 10 60 ns \\ Data Hold from End of Read Enable (Notes 1, 3) 10 60 ns \\ Data Hold from End of WR 20 ns \\ Data Setup to End of WR 20 ns \\ Data Setup to End of WR 20 ns \\ Data Valid from Read Enable (Note 1) 10 ns \\ Write Enable Width (Note 2) 60 ns \\ Read enable (µP) is CS and RD active. Write Enable (Note 1) 100 ns \\ Write Enable Width (Note 2) 60 ns \\ Write Enable Width (Note 2) 60 ns \\ Write Enable (µP) is CS and WR active. \\ This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. \\ P WRITE \\ A02                                  $	Min       Typ       Max         ahr       Address Hold from End of Read Enable (Note 1)       10       10       10         ahw       Address Hold from End of Write Enable (Note 2)       10       10       10         as       Address Setup to Read or Write Enable (Note 1, 2)       10       10       10         csh       CS Hold from End of Ro of Ro of WR       0       10       60       10         dhr       Data Hold Time from End of WR       20       10       60       10         dsw       Data Setup to End of Write Enable       50       10       100       100         www       Write Enable Write Inable (Note 1)       100       100       100       100         www       Write Enable Write Inable Write Note 2)       60       100       100       100         www       write Enable Write Note 2)       60       100       100       100       100         www       write Enable Write Note 2)       60       100       <	Min       Typ       Max         ahr       Address Hold from End of Read Enable (Note 1)       10	Symbol	Parameter		DP5380		Unit
ahw Address Hold from End of Write Enable (Note 2) 10 10 10 10 10 10 10 10 10 10 10 10 10	Pread Address Setup to Read or Write Enable (Note 2) 10 ns Address Setup to Read or Write Enable (Notes 1, 2) 10 ns CS Hold from End of RD or WR 0 ns Data Hold from End of Read Enable (Notes 1, 3) 10 60 ns $\mu$ P Data Hold Time from End of WR 20 ns Data Setup to End of Write Enable 50 ns Data Setup to End of Write Enable 50 ns Data Valid from Read Enable (Note 1) 100 ns Write Enable Width (Note 2) 60 ns Read enable ( $\mu$ P) is CS and RD active. Write enable ( $\mu$ P) is CS and RD active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. P WRITE A02 $\overline{CS}$	ahw       Address Hold from End of Write Enable (Note 2)       10       Image: constraint of the enable (Notes 1, 2)       10         as       Address Setup to Read or Write Enable (Notes 1, 2)       10       Image: constraint of the enable (Notes 1, 3)       10       60         dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60       Image: constraint of the enable (Notes 1, 3)       10       60         dhw       µP Data Hold from End of WR       20       Image: constraint of the enable (Notes 1, 3)       10       60       Image: constraint of the enable (Note 1)       Image: constraint of the enable (Note 1)       Image: constraint of the enable (Note 1)       Image: constraint of the enable (Image: constraint of the enable (Image: constraint of the enable (Image: constraint on the enable (Im	ahw Address Hold from End of Write Enable (Note 2) 10 10 10 10 10 10 10 10 10 10 10 10 10		Farameter	Min	Тур	Max	
as Address Setup to Read or Write Enable (Notes 1, 2) 10 csh CS Hold from End of RD or WR 0 dhr Data Hold from End of Read Enable (Notes 1, 3) 10 dhw $\mu$ P Data Hold Time from End of WR 20 dsw Data Setup to End of Write Enable 50 rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Width (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 2: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention. 0.3 $\mu$ P WRITE A0.2 $\overline{CS}$ $\overline{CS}$ $\overline{CS}$ $\overline{CS}$ $\mu$ as $\mu$ $\mu$ and $\mu$ a	Address Setup to Read or Write Enable (Notes 1, 2)       10       ns         CS Hold from End of RD or WR       0       ns         Data Hold from End of Read Enable (Notes 1, 3)       10       60       ns         µP Data Hold Time from End of WR       20       ns       ns         Data Setup to End of Write Enable       50       ns       ns         Data Setup to End of Write Enable       50       ns       ns         Data Valid from Read Enable (Note 1)       100       ns         Write Enable (µP) is CS and ND active.       Read enable (µP) is CS and NP active.       This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on.         P WRITE       A02	as Address Setup to Read or Write Enable (Notes 1, 2) 10 csh CS Hold from End of RD or WR 0 dhr Data Hold from End of Read Enable (Notes 1, 3) 10 60 dhw $\mu$ P Data Hold Time from End of WR 20 dsw Data Setup to End of Write Enable 50 rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Width (Note 2) 60 of 1: Read enable ( $\mu$ P) is CS and WR active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: $\mu$ P WRITE A02 $\mu$ as $\mu$ ww $\mu$ csh $\mu$ $\mu$ csh	as Address Setup to Read or Write Enable (Notes 1, 2) 10 csh CS Hold from End of RD or WR 0 dhr Data Hold from End of Read Enable (Notes 1, 3) 10 60 dhw $\mu$ P Data Hold Time from End of WR 20 dsw Data Setup to End of Write Enable 50 rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Woldth (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and WR active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. ote 3: Write enable ( $\mu$ P) is CS and WR active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines ontention. 0.3 $\mu$ P WRITE A02 I = as = I = as = I = ab = I = a	ahr	Address Hold from End of Read Enable (Note 1)	10			ns
csh       CS Hold from End of RD or WR       0       0         dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60         dhw       µP Data Hold Time from End of WR       20       10         dsw       Data Setup to End of Write Enable       50       10         rdv       Data Valid from Read Enable (Note 1)       100       100         ww       Write Enable Width (Note 2)       60       100         ote 1: Read enable (µP) is CS and RD active.       60       60       100         ote 2: Write enable (µP) is CS and RD active.       60       60       100         ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention.         0.3 µP WRITE       A0.2	P Data Hold from End of RD or WR 0 ns Data Hold from End of Read Enable (Notes 1, 3) 10 60 ns µP Data Hold Time from End of WR 20 ns Data Setup to End of Write Enable 50 ns Data Valid from Read Enable (Note 1) 100 ns Write Enable Width (Note 2) 60 ns Write enable (µP) is CS and WR active. Write enable (µP) is CS and WR active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. P WRITE A02 FREAD A02 R0 A02	csh       CS Hold from End of RD or WR       0       0         dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60         dhw $\mu$ P Data Hold Time from End of WR       20       0         dsw       Data Setup to End of Write Enable       50       0         rdv       Data Valid from Read Enable (Note 1)       100       0         ww       Write Enable Width (Note 2)       60       0       0         ote 1: Read enable ( $\mu$ P) is CS and RD active.       00       00       0       0         ote 2: Write enable ( $\mu$ P) is CS and RD active.       00       0       0       0       0         ote 2: Write enable ( $\mu$ P) is CS and RD active.       0	csh       CS Hold from End of RD or WR       0       0         dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60         dhw $\mu$ P Data Hold from End of WR       20       0         dsw       Data Setup to End of Write Enable       50       0         rdv       Data Valid from Read Enable (Note 1)       100       0         ww       Write Enable Width (Note 2)       60       0       0         order       Fread enable ( $\mu$ P) is CS and RD active.       00       00       0       00         ote 2: Write enable ( $\mu$ P) is CS and RD active.       00       00       00       00       0       0         ote 2: Write enable ( $\mu$ P) is CS and RD active.       00       00       00       00       0       0       0         ote 2: Write enable ( $\mu$ P) is CS and RD active.       00       00       0	ahw	Address Hold from End of Write Enable (Note 2)	10			ns
dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60         dhw $\mu$ P Data Hold Time from End of WR       20       10         dsw       Data Setup to End of Write Enable       50       10         rdv       Data Valid from Read Enable (Note 1)       100       100         ww       Write Enable Width (Note 2)       60       100         ote 1: Read enable ( $\mu$ P) is CS and RD active.       60       60       100         ote 2: Write enable ( $\mu$ P) is CS and RD active.       60       60       100         ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention.         0.3 $\mu$ P WRITE       A02       Image: asset in the descent of the devices to drive these line ontention.         0.4 $\mu$ P READ       A02       Image: asset in the device	Plata Hold from End of Read Enable (Notes 1, 3) 10 60 ns $\mu$ P Data Hold Time from End of WR 20 ns Data Setup to End of Write Enable 50 ns Data Valid from Read Enable (Note 1) 100 ns Write Enable Width (Note 2) 60 ns Read enable ( $\mu$ P) is CS and RD active. Write anable ( $\mu$ P) is CS and RD active. Write anable ( $\mu$ P) is CS and WT active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. P WRITE A02 $+$ as $+$ $+$ ahw $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	dhr       Data Hold from End of Read Enable (Notes 1, 3)       10       60         dhw $\mu$ P Data Hold Time from End of WR       20       10         dsw       Data Setup to End of Write Enable       50       10         rdv       Data Valid from Read Enable (Note 1)       100       100         ww       Write Enable Width (Note 2)       60       100         ote 1: Read enable ( $\mu$ P) is CS and RD active.       60       100         ote 2: Write enable ( $\mu$ P) is CS and RD active.       60       100         ote 3: This includes the RC delay interent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines on the interview.       03. $\mu$ P WRITE         A02       Image: asset in a asset in a abset in a bit of the asset	dhr Data Hold from End of Read Enable (Notes 1, 3) 10 60 dhw $\mu$ P Data Hold Time from End of WR 20 dsw Data Setup to End of Write Enable 50 100 rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Width (Note 2) 60 100 ote 1: Read enable ( $\mu$ P) is CS and KP active. de 2: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines ontention. 0.3 $\mu$ P WRITE A0.2 GS WR D07 TL/F/ 0.4 $\mu$ P READ A0.2 I RED A0.2 I RED A0.2 I RED A0.2 I RED A0.2 I RED A0.2 I RED A0.2 I RED A0.2 I RED R	as	Address Setup to Read or Write Enable (Notes 1, 2)	10			ns
$\frac{dhw}{dsw} \qquad \mu P \text{ Data Hold Time from End of WR} 20 \qquad 4 \text{ And } 20 \qquad 4 \text$	$\frac{\mu P \text{ Data Hold Time from End of WR}}{\text{Data Setup to End of Write Enable}} 50 \\ \text{Data Valid from Read Enable (Note 1)} \\ \text{Data Valid from Read Enable (Note 1)} \\ \text{Write Enable Width (Note 2)} \\ \text{60} \\ \text{Ins} \\ \text{Read enable } (\mu P) \text{ is CS and RD active.} \\ \text{Write enable (} \mu P) \text{ is CS and RD active.} \\ \text{Write enable (} \mu P) \text{ is CS and WR active.} \\ \text{This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. \\ \text{P WRITE} \\ \text{A02} \\ \text{WR} \\ \text{WR}$	dhw     μP Data Hold Time from End of WR     20       dsw     Data Setup to End of Write Enable     50       rdv     Data Valid from Read Enable (Note 1)     100       ww     Write Enable Width (Note 2)     60       ote 1: Read enable (μP) is CS and KD active.     60       ote 2: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines to ontention.       0.3 μP WRITE       A0.2       image: assisting a stress includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines to ontention.       0.4 μP READ       A0.2       image: assisting a stress includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines to ontention.       0.4 μP READ       A0.2       image: assisting a stress includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test includes the RC delay inherent in the test of the rest includes the RC delay inherent in the test includes the RC delay includes the RC delay inherent includes the RC delay includes the RC delay inc	dhw $\mu$ P Data Hold Time from End of WR 20 dsw Data Setup to End of Write Enable 50 rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Withh (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines oneration. 0.3 $\mu$ P WRITE A02 $\overline{CS}$ $\overline{VR}$ D07 TL/F/ 0.4 $\mu$ P READ A02 $\overline{CS}$ $\overline{RD}$ $\overline{CS}$ $\overline{CS}$ $\overline{RD}$ $\overline{CS}$ $\overline{CS}$ $\overline{CS}$ $\overline{RD}$ $\overline{CS}$ C	csh	CS Hold from End of RD or WR	0			ns
dsw       Data Setup to End of Write Enable       50       100         rdv       Data Valid from Read Enable (Note 1)       100         ww       Write Enable Width (Note 2)       60         ote 1: Read enable (µP) is CS and RD active.       60         ote 2: Write enable (µP) is CS and WR active.       60         ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention.         0.3 µP WRITE         A02         image: constraint of the test of te	Part Setup to End of Write Enable 50 ns Data Valid from Read Enable (Note 1) 100 ns Write Enable Width (Note 2) 60 ns Read enable (µP) is CS and RD active. Write enable (µP) is CS and WR active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. P WRITE A0.2 CS WR D0.7 D0.7 P READ A0.2 CS Read A0.2 CS CS CS CS CS CS CS CS CS CS	dsw Data Setup to End of Write Enable 50 100 100 100 100 100 100 100 100 100	dsw Data Setup to End of Write Enable 50 100 100 100 100 100 100 100 100 100	dhr	Data Hold from End of Read Enable (Notes 1, 3)	10		60	ns
rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Width (Note 2) 60 100 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention. 0.3 $\mu$ P WRITE A02 $\overline{CS}$ $\overline{VR}$ 07 1 - ahw + i - csh + i - dhw	Pread A0.2 Pread A0.2 Pread A0.2 Pread A0.2 Pread A0.2 Pread A0.2 A0 A0 A0 A0 A0 A0 A0 A0 A0 A0	rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Width (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines inneration. 0.3 $\mu$ P WRITE A02 A0	rdv Data Valid from Read Enable (Note 1) 100 ww Write Enable Width (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines niteration. 0.3 $\mu$ P WRITE A02 I $as$ $I$ $as$ $I$ $as$ $I$ $as$ $I$ $ahw$ $I$ $ahw$ $IDo70.4 \muP READA02I$ $as$ $I$ $as$ $I$ $as$ $I$ $ahr$ $I$ $I$ $ahr$ $I$	dhw	$\mu$ P Data Hold Time from End of WR	20			ns
ww       Write Enable Width (Note 2)       60         ote 1: Read enable ( $\mu$ P) is CS and PD active.       60         ote 2: Write enable ( $\mu$ P) is CS and WR active.       60         ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention.         0.3 $\mu$ P WRITE         A02 $\overline{CS}$ $\overline{VR}$ $\overline{CS}$ $\overline$	Write Enable Width (Note 2)       60       ns         Read enable ( $\mu$ P) is CS and RD active.       Write enable ( $\mu$ P) is CS and WR active.       This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on.         P WRITE       A0.2       Image: maximum and the above the set of the	ww Write Enable Width (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines in notation. 0.3 $\mu$ P WRITE A02 CS WR D07 0.4 $\mu$ P READ A02 I = as = I = as I = ahw I =	ww Write Enable Width (Note 2) 60 ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines notention. 0.3 $\mu$ P WRITE A02 CS WR D07 0.4 $\mu$ P READ A02 A02 A02 CS CS CS CS CS CS CS CS CS CS	dsw	Data Setup to End of Write Enable	50			ns
ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line ontention. 0.3 $\mu$ P WRITE A02 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	Read enable ( $\mu$ P) is CS and RD active. Write enable ( $\mu$ P) is CS and WR active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. <b>P WRITE</b> A02 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines v notation. 0.3 $\mu$ P WRITE A02 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	ote 1: Read enable ( $\mu$ P) is CS and RD active. ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines intention. 0.3 $\mu$ P WRITE A0.2 I = as = I = as = I = ab	rdv	Data Valid from Read Enable (Note 1)			100	ns
ote 2: Write enable ( $\mu$ P) is CS and WR active. <b>bit 3:</b> This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these line <b>cs</b> <b>as</b> <b>cs</b> <b>as</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b> <b>cs</b>	Write enable ( $_{\mu}P$ ) is CS and WR active. This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines with on. <b>P WRITE</b> A02 G WR D07 <b>P READ</b> A02 A02 A02 C C C C C C C C C C C C C	ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines notention. 0.3 $\mu$ P WRITE A0.2 CS WR D0.7 D0.7 D0.4 $\mu$ P READ A0.2 CS RD CS CS CS CS CS CS CS CS CS CS	ote 2: Write enable ( $\mu$ P) is CS and WR active. ote 3: This includes the RC delay inherent in the tests' method. These signals typically turn off after 25 ns enabling other devices to drive these lines ontention. 0.3 $\mu$ P WRITE A0.2 CS WR D0.7 0.4 $\mu$ P READ A0.2 CS RD L = 1 A0.2 CS RD L = 1 A0.2 CS A0.2 CS CS CS CS CS CS CS CS CS CS	ww	Write Enable Width (Note 2)	60			ns
$\overline{WR}$ $D07$ $ID0.4 \mu P READ$ $A02$ $ $	WR $D07$ $D07$ $TL/F/9756$ $TL/F/9756$ $TL/F/9756$ $TL/F/9756$	$\overline{WR}$ $D07$ $D07$ $TL/F/9$ $A02$ $ $	$\overline{WR}$ $D07$ $D07$ $TL/F/$ $A02$ $\overline{CS}$ $\overline{RD}$ $RD$		· · · · · · · · · · · · · · · · · · ·	<b>≺</b> ah	w		
$\overline{CS}$ $\overline{WR}$ $D07$ $D07$ $D07$ $TL/F$ $TL/F$ $TL/F$ $TL/F$ $TL/F$ $TL/F$ $TL/F$ $TL/F$	$CS \qquad \qquad$	$\overline{CS}$ $\overline{WR}$ $D07$ $TL/F/9$	$\overline{CS}$ $\overline{WR}$ $D07$ $I = dsw \rightarrow   \leftarrow dhw \rightarrow  $ $D07$ $TL/F/$ $A02$ $\overline{CS}$ $\overline{RD}$ $I = ds \rightarrow  $ $I = dsh \rightarrow  $	J.3 μΡ WRI					
$\overline{WR}$ $D07$ $(-4 \mu P READ$ $A02$ $(-5)$ $(-4 \mu P READ$ $(-5)$ $(-4 \mu P READ$ $(-5)$ $(-4 \mu P READ$ $(-5)$ $(-6)$	WR $D07$ $D07$ $TL/F/9756-$ $P READ$ $A02$ $ $	$\overline{WR}$ $\overline{U07}$ $1 + - csh +  $ $1 + - csh +  $ $1 + - dsw +   + - dhw +  $ $1 + - dsw +   + - dhw +  $ $1 + - dsw +   + - dhw +  $ $1 + - csh +  $ $\overline{KD}$ $1 + - csh +  $ $1 + - csh +  $ $\overline{KD}$ $1 + - csh +  $ $1 + - dhr +  $	$\overline{WR}$ $D07$ $D07$ $TL/F/$ $A02$ $ $		as►	<b> </b> ← — ah	w		
$\overline{WR}$ $D07$ $D07$ $TL/F$ $A02$ $\overline{CS}$ $ $	$\overrightarrow{WR}$ $\overrightarrow{D07}$ $\overrightarrow{D07}$ $\overrightarrow{TL/F/9756-}$ $\overrightarrow{P READ}$ $\overrightarrow{A02}$ $\overrightarrow{CS}$ $\overrightarrow{RD}$ $\overrightarrow{RD}$ $\overrightarrow{RD}$ $\overrightarrow{RD}$ $\overrightarrow{L}$	$\overline{WR}$ $D07$ $D07$ $TL/F/9$	$\overline{WR}$ $D07$ $D07$ $TL/F/$ $A02$ $\overline{CS}$ $\overline{RD}$ $I = as \rightarrow i$ $I = ahr \rightarrow i$ $I = csh \rightarrow i$		<u>cs</u>				
$D07 \qquad $	D07 $D07$ $TL/F/9756.$ $P READ$ $A02$ $CS$ $RD$ $CS$ $CS$ $RD$ $CS$ $CS$ $CS$ $CS$ $CS$ $CS$ $CS$ $CS$	D07 $D07$ $D0$	$D07$ $D07$ $TL/F/$ $A02$ $CS$ $RD$ $dsw \rightarrow   \leftarrow dhw \rightarrow  $ $TL/F/$ $TL/F/$		<mark>◄</mark> ──── ww───	<mark>→</mark>   <del>∢</del> csh			
$007$ $0.4 \ \mu P READ$ $A02$ $\boxed{CS}$ $ $	D07 <b>P READ</b> A02 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	D07 1L/F/9 $1L/F/9$ $1.4$	D07 TL/F/ A02 CS RDD RD						
$007$ $0.4 \ \mu P READ$ $A02$ $\boxed{CS}$ $ $	D07 <b>P READ</b> A02 $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	D07 1L/F/9 $1L/F/9$ $1.4$	D07 TL/F/ A02 CS RDD RD			⁄ > ∢ dh	w		
0.4 $\mu$ P READ A02 $\downarrow$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$ $\Box$	P READ A02 CS RD RD CS RD R	0.4 $\mu$ P READ A02 $\downarrow$ $\Box$ $\Box$ $\Box$ RD $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	0.4 $\mu$ P READ A02 $\downarrow$ as $\rightarrow$ $\downarrow$ and $\downarrow$						
A02 $ $	A02 CS RD	$A02$ $ as+ $ $R\overline{D}$ $ + $ $ + $ $ + $ $ + $ $ + $	A02 $ $						TL/F/9756
	$\overline{CS}  $	$\overline{CS}$ $ $	$\overline{CS}  $						
	$\overline{CS}$ $ $	$\overline{CS}$ $ csh+ $ $\overline{RD}$ $ rdv+ $ $ dhr+ $	$\overline{CS}$ $ $	0.4 μΡ REA	D				
		RD      csh+         rdv+       +		<b>).4 μΡ REA</b>					
		RD      csh+         rdv+       +		0.4 μΡ REA	A02	<b> </b> ∢ al			
i ← − csn → ►		RD		0.4 μΡ REA	A02	<del>∢</del> ał			
		←─── rdv ───→		0.4 μΡ REA	A02				
	rdv — rdv dhr — _			0.4 μΡ REA	A02 A02				
		D07 X X		0.4 μΡ REA	A02 A02				
D07	D07		D07	0.4 μΡ REA	A02 CS RD I+	← csh			
		TL/F/9	TL/F/	0.4 μΡ REA	A02 CS RD I+	← csh			
TI /F	TL/F/9756			0.4 μΡ REA	A02 CS RD I+	← csh			TL/F/9756




























							Reg	ister Chart							
			RE	AD							WR	IIE			
Bit 7		Curre	ent SCS	SI Data (	(CSD)	1	Bit 0	Bit 7	1	Output	Data R	egiste	(ODR)		-
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	
Bit 7	Ini	tiator C	omma	nd Regi	ster (IC	CR)	Bit 0	Bit 7	Ini	itiator C	ommai	nd Regi	ister (IC	;R)	
RST	AIP	LA	ACK	BSY	SEL	ATN	DBUS	RST	TEST	DIFF EI		BSY	SEL	ATN	Ī
Bit 7		Mod	e Regi	ster 2 (N	<b>/</b> R2)		Bit 0	Bit 7		Mod	e Regis	ter 2 (l			
	TARG	РСНК		EOP	BSY	DMA	ARB	BLK	TARG	РСНК		EOP	BSY	DMA	
	-			d De sie										<b>D</b> )	
Bit 7				d Regis		,	Bit 0	Bit 7		arget Co			-	-	Γ
0	0	0	0	REQ	MSG	C/D	1/0	×	x	x	x	REQ	MSG	C/D	
Bit 7	c	urrent	SCSI B	us Stat	us (CSE	3)	Bit 0	Bit 7		Select I	Enable	Registe	er (SER)	)	
RST	BSY	REQ	MSG	C/D	170	SEL	DBP	DB7	DB6	DB5	DB4	DB3	DB2	DB1	
3it 7	E	Bus and	Status	Regist	er (BSF	<b>7</b> )	Bit 0	Bit 7		Star	t DMA :	Send (S	SDS)		
EDMA	DRQ	SPER	INT	PHSM	BSY	ATN	ACK	x	x	x	x	x	x	x	
Bit 7		Input	Data B	egister	(IDR)		Bit 0	Bit 7	s	tart DM	A Targe	t Rece	ive (SD	т)	
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	x	x	x	x	x	x	x	
Bit 7	Dee	t Davita	. /later			de N	Bit 0	Dit 7	Chart	DMA Ini	Vieter D			Madal	
х	X	x	x	rupt (RF	×		x	Bit 7	x		X	×	(3DI)— x	x	
= Unki	nown							X = Do	n't Care						





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

# DP5380 Asynchronous SCSI Interface (ASI)